

Description

DIGITAL-TO-ANALOG CONVERTER AND RELATED METHOD WITH ONES COMPLEMENT CURRENT SUPPLY STRUCTURE FOR SIMPLIFYING CONTROL LOGIC

CROSS REFERENCE TO RELATED APPLICATIONS

[0001] This application claims the benefit of U.S. Provisional Application No. 60/417,410, filed 10/10/2002, and included herein by reference.

BACKGROUND OF INVENTION

[0002] 1. Field of the Invention

[0003] The present invention relates to a digital-to-analog converter and related control method, and more specifically, to a digital-to-analog converter and related method with ones complement current supply structure for simplifying control logic.

[0004] 2. Description of the Prior Art

[0005] Digital-to-analog converters are a common and important structure in the modern electrical circuits. Generally speaking, digital data is much easier to be processed, saved and calculated. When presenting digital data, a digital-to-analog converter is needed to transform the digital data into an analog signal. For instance, a digital microprocessor is used in the control system for controlling the speed of a compact disk driven by a motor or how much power to supply to the pick-up head to write data to the compact disk. However, the digital data of the microprocessor first needs to be transformed to an analog signal by a digital-to-analog converter for controlling the motor rotation or controlling the power of the pick-up head.

[0006] Please refer to Fig. 1. Fig. 1 is a diagram of a prior art digital-to-analog converter 10. The example in Fig. 1 is a four-bit digital-to-analog converter. The converter 10 receives a four-bit input code 26 and provides an output voltage V_p as an analog output, the output voltage V_p corresponding to the input code 26. The four-bit input code 26 comprises bits A_p3 to A_p0 , the bit A_p3 being the most significant bit, the bit A_p0 being the least significant bit. The converter 10 comprises a control logic 12 and an

electrical module 14. The input code 26 is transformed to a plurality of positive control bits Y_{p0} to Y_{p2} , negative control bits X_{p0} to X_{p2} and Co. The electrical module 14 provides a bias voltage by a direct current source V_{cc} and comprises a positive electrical module 16A formed by a plurality of positive current sources 18A to 18C, a negative electrical module 16B formed by a plurality of negative current sources 20A to 20C, a negative current source 20D, a OP amp 24, and a resistance R . Each positive and negative current source is electrically connected to a node N_a through a switch 22, and the resistance R_p is electrically connected between the node N_a and the output node N_b of the OP amp 24. By the virtual ground at the node N_a of the OP amp 24, the current flows through the resistance R_p for setting up the output voltage V_p . In the electrical module 14, different positive and negative current sources provide different currents. The switch 22 is controlled by a corresponding positive control bit or negative control bit for providing a corresponding current to the node N_a . As shown in Fig. 1, the negative current sources 20A to 20C provide the negative currents of $1I$, $2I$, $4I$ and $8I$ (the current I is a constant) according to ascending powers of two, the switches of the negative current sources being con-

trolled by the negative control bits X_{p0} to X_{p2} and Co.

The positive current sources 18A to 18C provide the positive currents of $1I$, $2I$, $4I$ and $8I$ similarly, the switches of the positive current sources being controlled by the positive control bits Y_{p0} to Y_{p2} . For instance, if the negative control bit is 1, the corresponding switch 22 is connected to the node Na , enabling the negative current source to provide a negative current of $1I$ to the node Na . On the contrary, if the negative control bit is 0, the corresponding switch 22 is off, stopping the negative current source from providing a negative current of $1I$ to the node Na . In other words, controlling the positive and negative control bits to be 0 or 1 controls the positive and negative current sources to be connected or not connected to the node Na for controlling the current flowing through the resistance R_p and for controlling the magnitude of the corresponding output voltage. The control logic 12 of the converter 10 encodes the input code as the positive and negative control codes to control the output voltage V_p generated by the electrical module 14 according to the input code 26.

[0007] Please refer to Fig. 2 (also refer to Fig. 1). Fig. 2 is a table 30 of the relationship between the input code 26, the out-

put voltage V_p and the positive and negative control bits. For instance, as shown in the table 30, when the input code 26 (bits A_p3 to A_p0) is "0001", the converter 10 provides the output voltage $V_p = 1*I*R_p$ (abbreviated as $1IR_p$). When the input code 26 is "0110", the output voltage will be $6IR_p$, and so on. In other words, the input code 26 represents a special value in binary, and the converter 10 provides an output voltage V_p with a direct proportion to the special value. As mentioned above, "0001" represents "1" and "0110" represents "6". The converter 10 provides the corresponding voltages $1IR_p$ and $6IR_p$. In digital arithmetic, a negative value is marked by 2s complement. Therefore, when the converter 10 receives the input code 26 in 2s complement, the converter 10 will provide a corresponding output voltage V_p . As shown in Fig. 2, when the input code 26 is "1111", it represents " -1 " by 2s complement, the converter 10 providing a negative voltage $1IR_p$. When the input code 26 is "1011", it represents " -5 " by 2s complement, the converter 10 providing a negative voltage $5IR_p$.

[0008] In order to establish the relationship between the input code and the output voltage in Fig. 2, the converter uses the positive and negative control bits to control the output

voltage, connecting or not connecting the positive and negative current sources with the node Na. For instance, when the input code 26 is "0110", the output voltage V_p is $6IR_p$, the positive control bits Y_{p2} to Y_{p1} being "1", the positive current sources 18B and 18C separately providing $2I$ and $4I$ positive current to the node Na. There should be a $6IR_p$ output voltage through the resistance R_p . At the same time, the other positive bit Y_{p0} and the negative control bits X_{p2} to X_{p0} and C_o are "0" for preventing the corresponding current sources from providing current to the node Na. Also, when the input code 26 is "1011", the output voltage V_p is $5IR_p$, the positive control bits Y_{p0} to Y_{p2} being "0", the negative control bits X_{p2} to X_{p0} and C_o respectively being "1", "0", "1", and "0". The current sources 20C and 20A of the electrical module 14 separately provide negative current $4I$ and $1I$ to the node Na for establishing the output voltage V_p through the resistance R_p .

[0009] As shown in Fig. 2, when indicating negative values by 2s complement, the most significant bit A_{p3} of the input code 26 is a sign code. When the input code 26 represents a positive value or zero, the bit A_{p3} is "0". When the input code 26 represents negative value by 2s complement, the

bit Ap3 is "1". A value code 32 is formed by the other bits Ap2 to Ap0 of the input code 26, the bits Ap2 and Ap0 respectively being the most and least significant bits.

When the input code 26 represents a positive value, the value can be represented by

$Ap2*(2^2)+Ap1*(2^1)+Ap0*(2^0)$. Note that the positive current sources 18C to 18A in Fig. 1 respectively provide $4I((2^2)I)$, $2I$, and $1I$ current. Therefore, when the input code represents a positive value, the positive control bits Yp2 to Tp0 are respectively equal to the bits Ap2 to Ap0 (the negative control bits Yp2 to Yp0 and Co are "0") for controlling the total current at the node Na to be in direct proportion to the value of the value code 32, the total current provided by the positive current sources 18A to 18C, and the corresponding output voltage. The positive control bits Yp2 and Yp0 are respectively the most and least significant bits. A positive control code 28A is formed by the control bits Yp2 to Yp0.

[0010] As shown in Fig. 1, the negative current sources 20A to 20C respectively correspond to the positive current sources 18A to 18C, providing a magnitude of negative current the same as that of the positive current and a phase of the negative current opposite that of the positive

current. The negative control bits X_{p2} to X_{p0} can correspond to the positive control code 28A. A negative control code 28B is formed by the negative control bits X_{p2} to X_{p0} , the negative control bits X_{p2} and X_{p0} being respectively the most and least significant bits. Due to the negative current sources 20A to 20C corresponding to the positive current sources 18A to 18C, the magnitude of the negative output voltage V_p provided by the negative current sources according to the negative code 28B is the same as that of the positive output voltage V_p provided by the positive current sources according to the positive code 28A and the phase of the negative output voltage V_p is opposite that of the positive output voltage V_p . As shown in Fig. 2, when the positive control code 28A is "110" (the negative control code 28B is "000"), the positive output voltage V_p is $6IR_p$. When the negative control code 28B is "110" (the positive control code is "000"), the negative output voltage is $6IR_p$. In the converter 10 in Fig. 1, when the value code 32 of the input code 26 represents a positive value, the positive control code 28A should be the same as the value code 32 to provide a correct and corresponding output voltage V_p . When providing the same magnitude of a negative output voltage V_p , the negative

control code 28B should be the same as the positive control code. It can be inferred that when the prior art converter 10 provides a negative output voltage V_p , the negative control code 28 is the same as the value code 32 that generates the same magnitude of the positive output voltage V_p . For instance, when the value code 32 is "101", the converter 10 provides a $5IR_p$ positive output voltage V_p . When the negative control code 28B is "101" (the positive control code 28A is "000"), the converter 10 provides a $-5IR_p$ negative output voltage V_p .

[0011] However, when the value code 32 of the input code 26 represents a negative value by 2s complement of a positive value, the converter 10 generates the corresponding negative control code 28B to provide a negative output voltage V_p according to the value code 32, the value code 32 representing the negative value and the negative control code 28B being 2s complement. For instance, when the value code 32 is "011" representing 5, the negative control code 28B is "101" representing 5 to force the converter 10 to provide a $5IR_p$ negative output voltage V_p . When the value code 32 is "001" representing 7 by 2s complement, the negative control code is "111" representing 7 to provide a $7IR_p$ negative output voltage V_p .

[0012] As mentioned above, the control logic 12 needs many logic gates to transform the input code 26 into the corresponding positive and negative control code. Please refer to Fig. 3 (also refer to Fig. 1 and 2). Fig. 3 is a diagram of the control logic circuit 12 of the converter 10. The control logic 12 comprises a plurality of AND gates 36, inverters 34, and half-adders 39A to 39C. Each half-adder 39A to 39C comprises an AND gate 36 and a XOR gate 38. The two inputs of each half-adder 39A to 39C are respectively the two inputs of the AND gate 36 and the XOR gate 38 and the outputs of the half-adder are the outputs of the XOR gate 38 and the AND gate 36, wherein the output of the XOR gate 38 is connected with a sum node S and the output of the AND gate 36 is connected with a carry node C for inputting the two inputs of the sum node S and the carry node C. When the two inputs of the half-adder are "0" and "1", the sum node S being "1", the carry node C being "0", this means that "0" + "1" equals to "1". When the two inputs are the same ("0" or "1"), the sum node S is always "0" and the carry node C is "0" or "1" respectively. This means that "0" + "0" equals to "0" and that "0" + "1" equals to "10" in binary. As shown in Fig. 3, in the half-adders 39A to 39C, one of the two inputs of a latter half-

adder is electrically connected to the carry node C of the former half-adder and the other is used to invert a bit of the value code when the sign code Ap3 is "1". For instance, one of the inputs of the half-adder 39B receives the input from the carry node C of the half-adder 39A and the other is used to receive an input of the inverter of the bit Ap1 when the sign code Ap3 is "1". When the sign code Ap3 is "1", one of the two inputs of the first half-adder 39A receives the input of the inverter 34 of the bit Ap0, and the other receives an input "1" at the same time. As mentioned above, the connection of each half-adder 39A to 39C is to invert the bits Ap0 to Ap2 of the value code 32 for generating an input code (the inverter 34 of the bit Ap2 is the most significant bit) when the sign code Ap3 is "1" and then to add "1", getting the negative control bits Xp0 to Xp2 from the sum nodes S of the half-adders 39A to 39C and the negative control code Co from the carry node C of the half-adder 39C.

[0013] As mentioned above, in the prior art converter 10, when the input code 26 represents a positive value, the sign code Ap3 is "0", the positive control code 28A being equal to the bits Ap2 to Ap0 of the value code 32, the negative control code 28C being "000". The positive current

sources of the converter 10 can correctly provide a positive current for generating a positive output voltage V_p according to the input code 26. In the control logic 12, the positive control bits Y_{p0} to Y_{p2} of the positive control code 28A are generated by separately calculating the bits A_{p0} to A_{p2} with the inverter 34 of the bit A_{p3} . When the bit A_{p3} is "0", the positive control code 28A is the same as the value code 32. At the same time, the inputs of the half-adders 39A to 39C connected to the AND gates 36 are provided with the bit A_{p3} . When the bit A_{p3} is "0", the half-adders 39A to 39C add "0" to "000" in binary, each sum node S and each carry node C being "0", the negative control bits X_{p0} to X_{p2} and C_0 being "0", thereby providing a positive output voltage according to the positive value of the input code 26, as shown in Fig.2.

[0014] On the contrary, when the input code 26 represents a negative value by 2s complement, the sign code A_{p3} is "1" and each bit of the value code 32 is "0", the positive control bits Y_{p0} to Y_{p2} being "0". The half-adders 39A to 39C add "1" to the inverters of the bits of the value code 32 for generating the negative control bits X_{p0} to X_{p2} . As mentioned above, when the input code represents a negative value by 2s complement, the negative control code

28B is generated by encoding the value code 32 by 2s complement. The inverters of the bits of the value code 32 are the same as the 1s complement of the value code 32. The negative control code 28B is generated by adding "1" to 1s complement of the value code 32, the negative control code also being 2s complement of the value code 32.

For instance, when the input code 26 represents 6 by "1010", the value code 32 is "010", inverting "010" into "101" and then adding 1 to get "110" by binary, "110" being the negative control code 28B, as shown in Fig. 2.

[0015] As mentioned above, modern digital microprocessors represent negative values by 2s complement. Digital-to-analog converters receive 2s complement representations of the input code to generate corresponding negative output voltages. However, the control logic 12 of the converter 10 encodes the value code 32 of the input code 26 as the negative control code 28B by 2s complement, that is, it takes more logic gates to form the half-adders. For one thing, this increases the gate count in the prior art converter, the layout, and the power required. For another, the latter half-adders must wait for the carry nodes C of the former half-adders for calculation, requiring a significant amount of additional time. Moreover, an in-

verter 34 comprises two transistors, an AND gate 36 comprises six transistors, and an XOR gate 38 comprises thirty-eight transistors. As shown in Fig.3, the prior art requires more than ninety-two transistors.

[0016] It is obvious that when the prior art converter processes more bits, the control logic needs more transistors. Please refer to Fig.4. Fig. 4 is a diagram of the prior art converter 40 expanded to N bits. The converter 40 provides an output voltage V_p at the node N_d of the electrical module 44 according to the N bits input code 56. The control logic 42 of the converter 40 generates the negative control bits $X_p(0)$ to $X_p(N-1)$, C_o , and the positive control bits $Y_p(0)$ to $Y_p(N-1)$ according to the bits $A_p(0)$ to $A_p(N-1)$ of the input code 56, $A_p(0)$ and $A_p(N-1)$ respectively being the least and most significant bits. The positive control bits $Y_p(0)$ to $Y_p(N-1)$ of the positive electrical module 46A respectively correspond to the positive current sources 48 which provide $(2^0)I$, $(2^1)I$ to $(2^{(N-2)})I$ positive current to control the switch 22 between the positive current sources and the node N_c . The negative control bits $X_p(0)$ to $X_p(N-1)$ of the negative electrical module 46B correspond to the negative current sources 50 which provide $(2^0)I$, $(2^1)I$ to $(2^{(N-2)})I$ positive current to control

whether the negative current sources provide current to the node Nc or not. The OP amp 24 provides an output voltage Vp by the current flowing through the resistance Rp.

[0017] Fig. 4 also illustrates a common circuit of the control logic 42. Similar to the control logic 12 in Fig. 3, when the most significant bit $Ap(N-1)$ of the input code 56 is "0", the positive control bits $Yp(0)$ to $Yp(N-2)$ are respectively corresponding to $Ap(0)$ to $Ap(N-2)$ through the AND gates 36 (the negative control bits are "0") to control the positive electrical module 46A to provide an output voltage Vp. When the bit $Ap(N-1)$ is "1", the input code 56 represents negative value by 2s complement, the control logic 42 inverting $Ap(0)$ to $Ap(N-2)$ by $N-1$ inverters, and then respectively inputting them into $(N-1)$ level half-adders 52 to add "1" for 2s complement, the negative control bits generated according to the input code 56. The converter 40 provides an output voltage Vp according to the negative control bits (the positive control bits are "0"). As shown in the control logic 42 in Fig. 4, it requires more than $30*(N-1)+2$ transistors to accomplish this. This increases the layout size and wastes power during operation. Moreover, the $N-1$ level half-adders increase the de-

lay of the gates and reduces the efficiency of the prior art digital-to-analog converter.

[0018] According to the prior art, when the prior art converter controls the negative output voltage generated by the control electrical module, the input code should be encoded by twos complement arithmetic coding for generating a corresponding control code. This requires more logic gates and more complex logical combinations. This also makes the layout of the prior art converter larger, wastes more power, and extends the delay of the gates and lowers the efficiency of the converter.

SUMMARY OF INVENTION

[0019] It is therefore a primary objective of the claimed invention to provide a digital-to-analog converter and related method that can change the relation between each negative control bit and input code by an electrical module with a new current supply structure for simplifying control logic to solve the above-mentioned problems.

[0020] According to the claimed invention, an assistant electrical module is provided in addition to the original positive and negative electrical modules. When the input code is 2"s complement, the assistant electrical module provides extra current to change the current provided by the negative

electrical module and the control code for controlling the negative electrical module to be different. After changing the method of controlling the negative electrical module by the control code, the corresponding control code is encoded by 1s complement arithmetic coding according the input code. Thus, fewer control logic gates are required in the claimed invention than in the prior art. This reduces the layout of the converter in the claimed invention, reduces power waste and the delay of the gates, and improves the efficiency of the converter.

[0021] These and other objectives of the claimed invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

BRIEF DESCRIPTION OF DRAWINGS

[0022] Fig. 1 is a diagram of a four-bit digital-to-analog converter according to the prior art.

[0023] Fig. 2 is a table of a relationship between the functions of the converter of Fig. 1 and the related control codes.

[0024] Fig. 3 is a diagram of the control logic circuit of the converter of Fig. 1.

[0025] Fig. 4 is a diagram of the converter of Fig. 1 expanded to N

bits according to the prior art.

- [0026] Fig. 5 is a diagram of a four-bit digital-to-analog converter according to the present invention.
- [0027] Fig. 6 is a table of a relationship between the functions of the converter of Fig. 5 and the related control codes.
- [0028] Fig. 7 is a diagram of the control logic circuit of the converter of Fig. 5.
- [0029] Fig. 8 is a diagram of the converter of Fig. 5 expanded to N bits according to the present invention.

DETAILED DESCRIPTION

- [0030] Please refer to Fig. 5. In order to disclose the present invention, Fig. 5 illustrates a four-bit digital-to-analog converter 60. The four-bit digital-to-analog converter 60 generates a voltage V_o to the output according to a four-bit input code 76, the four-bit input code 76 being A_3 to A_0 , the bit A_3 being the most significant bit, the bit A_0 being the least significant bit. The converter 60 comprises a control logic 62 and an electrical module 64 similar in structure to the prior art converter previously described. The control logic 62 generates the corresponding positive control bits Y_0 to Y_2 and the corresponding negative control bits X_0 to X_2 according to the input code 76. The electrical module 64 comprises a positive electrical mod-

ule 66A, a negative electrical module 66B, a negative current source 70D as an assistant electrical module, an OP amp 74, and a resistance R. The positive electrical module 66A comprises positive current sources 68A to 68C, similar to the positive and negative electrical modules in the prior art, that provide positive currents $(2^0)I$, $(2^1)I$, $(2^2)I$ according to ascending powers of two, "I" being a constant. Each positive current source 68A to 68C is electrically connected to the node N1 according to the switch 72 and positive control bits Y0 to Y2 control the switches of the positive current sources 68A to 68C respectively. For instance, when the positive control bit Y1 is "1", the positive current source 68B is connected to the node N1, forcing the positive source 68B to provide $2I$ positive current to the node N1. When the positive control bit Y1 is "0", the positive current source 68B is not connected to the node N1, the positive source 68B not providing positive current to the node N1. Based on the same structure, the negative electrical module 66B comprises negative current sources 70A to 70C according to ascending powers of two, the negative current sources 70A to 70C respectively providing negative currents $(2^0)I$, $(2^1)I$, $(2^2)I$. Each switch between the current sources 70A to

70C and the nodes is controlled by the negative control bits X0 to X2 respectively.

[0031] One of the differences between the claimed invention and the prior art is that the electrical module 64 in the claimed invention provides a negative current source 70D as an assistant electrical module, the negative current source 70D providing a negative current of 1I, the switch 72 between the negative current source 70D and the node N1 being controlled by the most significant bit A3 of the input code 76. In other words, when the bit A3 is "1", the negative current source 70D will provide a negative current of 1I to the node N1. When the bit A3 is "0", the switch of the negative current source 70D and the node N1 will be cut off, stopping the current of the negative current source 70D from being provided to the node N1. Through the virtual ground between the OP amp 74 and the node N1, each positive and negative current source 68A to 68C, 70A to 70D provides the total current to the node N1, which flows through the resistance R and gets output as the output voltage Vo at the node N2.

[0032] Please refer to Fig. 6 (also refer to Fig.5). A table 80 shown in Fig. 6 defines a relationship between the input code 76 and the output voltage Vo, the related positive

and negative control bits also being listed in the table 80. For compatibility with the typical converter, the relationship between the input code and the output voltage V_o in the four-bit converter 60 of the present invention is the same as that in Fig. 2. For instance, if the input code 76 in the four-bit converter 60 of the present invention is "0110", there will be a positive output voltage of 6IR. If the input code 76 is "1011", there will be a negative output voltage of 5IR, as in the four-bit converter 10 of the prior art in Fig. 1. In other words, if the converter 60 in the present invention receives a 2s complement of the input code 76, it will provide the corresponding negative output voltage V_o . Therefore, the bit A3 of the input code 76 can be regarded as a sign code and the value code would be bits A2 to A0 (the bit A2 being the most significant bit).

[0033] The current provided by each positive current source 68A to 68C of the positive electrical module is according to ascending powers of two. If the input code 76 represents a positive value, the positive control bits Y2 to Y0 should be respectively equal to the bits A2 to A0 (the negative control bits X0 to X2 are "0"). This would correctly control the positive current provided by each positive current

source of the positive electrical module 66A and provide the positive output voltage V_o according to the input code 76. For instance, when the input code 76 represents the value "6" as "0110", the positive control bits Y_2 to Y_0 respectively corresponding to the bits A_2 to A_0 are "1", "1", and "0", the positive current sources 68B and 68C providing a total positive current of $6I$ to establish the output voltage V_o of $6IR$. In a word, when the input code represents a positive value, the relation between the positive control bits Y_0 to Y_2 and the input code 76 will be the same as the relation between the positive control bits Y_{p0} to Y_{p2} and the input code 26 in Fig. 2 (the input code representing a positive value), the combination of the positive control bits Y_2 to Y_0 being regarded as a positive control code 78A, the bit Y_2 being the most significant bit. Note that the negative current source 70D of the assistant electrical module in the present invention is controlled by the sign code A_3 of the input code 76. When the sign code A_3 is "0", the negative current source 70D does not provide current to the node N1, the output voltage being completely provided by the positive electrical module 66A. In addition, the negative control bits X_0 to X_2 corresponding to the positive control code 78A are re-

garded as a negative control code 78B, the negative control bit X2 being the most significant bit.

[0034] As mentioned above, modern microprocessors use 2s complement to represent a negative value; therefore, when a converter receives a 2s complement input code, it should provide a corresponding negative output voltage. According to the present invention, when the converter 60 receives the 2s complement input code, the negative current sources should provide a negative current to the node N1 for establishing a negative output voltage V_o . When the input code 76 represents a negative value by 2s complement, the sign code A3 will be "1", the negative current source 70D of the assistant electrical module providing a negative current of I_l to the node N1. According to the negative current provided by the negative current source 70D, the currents provided by the negative current sources 70A to 70C of the negative electrical module 66B are ascending powers of two. The value represented by the negative control code 78B is not equal to the negative value represented by the input code 76. For instance, when the input code represents the negative value of 7 by "1001", the negative control code 78B only represents the value of 6 by "110" to control the negative current sources

70B and 70C of the negative electrical module to provide a negative current of $6I$, the rest of the negative current of $1I$ provided by the negative current source 70D. The total negative current of $7I$ is provided by the negative electrical module 66B and the negative current source 70D (with "000" of the positive control code 78A). This will provide a negative output voltage $Vo(7IR)$ through the resistance R corresponding to the input code representing 7. As in the mentioned example above, when the input code 76 represents 7 by "1001", the negative control code 78B substantially represents 6 by "110", the remaining absolute value of 1 compensated for by the negative current source 70D.

- [0035] If the sign code A3 is "1", the negative current source 70D will provide a negative current of $1I$. Therefore, when the input code 76 represents a negative value by 2s complement and the negative control code 78B represents a value by binary digit, both of the values are less than the absolute value of the input code 76 by "1". In another example, if the input code 79 represents 3 by "1101" and then the converter 60 provides a negative output voltage Vo of $3IR$. The negative control code 78B only represents 2 by "010" (less than 3 by 1). The negative current of $3I$ will be provided by the negative electrical module 66B and

the negative current source 70D to generate an output voltage V_o . Note that the prior art converter 10 in Fig. 2 does not provide an extra negative current source such as the negative current source 70D. The value represented by the negative control code 28B and the absolute value represented by the input code 26 are the same. When the input code 26 represents 3 by "1101" (2s complement), the negative control code also represents 3 by "011".

[0036] Compared to the prior art, the relationship between the input code 76 and the negative control code 78B is changed by the negative current of the negative current source 70D in the present invention. This simplifies the process from the input code 76 to the negative control code 78. Referred to Fig. 6, when the sign code A3 is "1", the control code 78B is the same as the 1s complement of the value code 82. The control code 78B is generated by 1s complement of the value code 82. For instance, if the input code 76 is "1010", the value code 82 is "010". Original digits of "0" are converted to "1", and original digits of "1" are converted to "0", the control code 78B becoming "101" generated by 1s complement of the value code 82.

[0037] Please refer to Fig. 7 (also refer to Fig. 5 and 6). Fig. 7 is a diagram of the circuit of the control logic 62 according to

the present invention. Due to the process of generating the control code simplified by the present invention, the control logic 62 only needs inverters 84 and AND gates 86. As mentioned above, when the input code 76 represents a positive value, the sign code A3 is "0", the positive control code 78A being equal to the value code 82, all negative control bits X0 to X2 being "0". According to the control logic 62, the positive control bits Y0 to Y2 are generated by inverting the value code 82 and the sign code A3. When the input code 76 represents a negative code, the sign code A3 is "1", the negative control bits are generated by the inverter of the value code 82, all positive control bits being "0". First, the bits A0 to A2 are separately converted and are then calculated with the sign code A3 for generating the negative control bits X0 to X2. When the sign code A3 is "1", the control bits X0 to X2 are respectively equal to the inverted values of the bits A0 to A2 to define the relationship of Fig. 6. In Fig. 7, the control logic in the present invention only needs forty-four transistors (four inverters 84 including eight transistors, and six AND gates including thirty-six transistors). Compared to the prior art control logic 12 needing more than ninety transistors, the present invention saves a lot of

transistors and reduces the layout size of the control logic, and further reduces the power waste and delays of the gates.

[0038] According to the prior art converter 10 in Fig. 1 to 3, when the input code 26 represents a negative value, the relation between the value code 32 and the negative control code 28B is 2s complement. According to the prior art control logic 12, the negative code 28B is the 2"s complement of the value code 32, the bits of the value code 32 being inverted and then added to "1" using a half-adder. In the present invention, the negative current source 70D provides a negative current to add "1". When the input code 76 represents a negative value, the negative control code 78B of the negative electrical module 66B is generated by inverting the bits of the value code 82. The negative current source 70D provides a negative current to add "1". Comparing Figs. 1 and 5, the layout in present invention is simplified and the half-adders are reduced in number due to the control logic 62. This efficiently reduces the layout size and the power waste.

[0039] Please refer to Fig. 8. Fig. 8 is a diagram of the converter in the present invention expanded to N bits. A converter 90 receives an N-bit input code 106 and provides a corre-

sponding output voltage V_o . There are N bits $A(N-1)$ to $A(0)$ in the input code 106, the bit $A(N-1)$ being the most significant bit. The converter 90 comprises a control logic 92 and an electrical module 94. The positive control bits $Y(0)$ to $Y(N-1)$ and the negative control bits $X(0)$ to $X(N-1)$ are generated by the control logic 92 corresponding to the input code 106. The electrical module 94 comprises a positive electrical module 96A, a negative electrical module 96B, a negative current source 102 as an assistant electrical module, an OP amp 74, and a resistance R . The positive electrical module 96A comprises $N-1$ positive current sources 98, the positive current sources 98 providing currents $(2^0)I$, $(2^1)I$ to $(2^{(N-2)})I$ by ascending powers of two. The switches between the positive current sources 98 and the node A_3 are controlled by the positive control bits $Y(0)$, $Y(1)$ to $Y(N-2)$. In other words, the switch corresponding to the positive current source providing $(2^n)I$ is controlled by the control bit $Y(n)$ (n is from 0 to $(N-2)$). The negative electrical module 96B comprises $N-1$ negative current sources 100. The switch corresponding to the negative current source providing $(2^n)I$ is controlled by the control bit $X(n)$ (n is from 0 to $(N-2)$). The switch 72 between the negative current source 102 of the

assistant electrical module and the node N3 is controlled by the sign code A(N-1) of the input code 106, A(N-1) being the most significant bit of the input code 106. The total current flowing through the node N3 establishes an output voltage through the resistance R.

[0040] As mentioned above, when the input code 106 represents a positive value, the sign code A(N-1) is "0", the positive control code Y(0) to Y(N-2) being equal to the bits A(0) to A(N-2), the negative control code X(0) to X(N-2) being "0". When the input code represents a negative value by 2s complement, the negative current source 102 provides an extra negative current of 1I, the sign code A(N-1) being "1". The corresponding negative control bits Y(0) to Y(N-2) are generated by inverting the bits A(0) to A(N-2) of the input code 106, all positive control bits X(0) to X(N-2) being "0". In Fig. 8, the control logic 92 needs N inverters 84 and 2(N-1) AND gates 86. The electrical module 94 provides a corresponding output voltage V_o according to the input code. Note that the prior art control logic 42 in Fig. 4 needs more than $30(N-1)+2$ transistors. In contrast, the control logic 92 of the present invention only needs $14(N-1)+2$ transistors. This saves a significant amount of transistors and reduces the power waste and

the delay of the gates.

[0041] To sum up, according to the prior art, when the input code represents a negative value by 2s complement, the negative control bits are generated by 2s complement of the input code to control the negative output voltage. Many half-adders in the control logic are required to add "1" to the binary value (for an N-bit converter, N-1 half-adders are needed). This expands the layout of the control logic, and wastes power and increase the delays of the gates. According to the prior art, for an N-bit converter, the delay of the gates is roughly directly proportional to N. However, in the present invention, when the input code represents a negative value by 2s complement, the extra negative current provided by the assistant electrical module performs the addition of "1". Half-adders are not used for the addition of "1", this simplifying the control logic and saving power. According to the present invention, each negative control bit can be generated by a bit of the input code. When expanded to N bits, the delay of the gates will roughly be a constant, and does not increase with N. This is important, as modern circuits require high accuracy, increased bit output, and faster speed of the operation. The present invention can efficiently reduce the

layout size of the control logic, reduce power waste, and improve the efficiency of operation.

[0042] Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.